Abstract-The stability of conventional constant on-time control buck converter is constrained by the time constant, which is the product of the output capacitor and its equivalent series resistance (ESR). Specialty polymer capacitor which is mostly used as output capacitor for such a consideration although it limits the performance of converter. On the other hand, the multilayer ceramic capacitors are widely used in commercial power management ICs due to the advantages of low cost and ESR. However, the stability often confronts with the subharmonic problem caused by small time constant. A differential-zero compensator with the noise margin enhancement (DZC-NME) technique in constant on-time control buck dc-dc converter with output ceramic capacitor is proposed in this paper. Thus, the proposed DZC-NME technique not only eliminates the limit of large time constant but also tolerates the existence of equivalent series inductor (ESL) effect. Experiment results demonstrate small output ripple of 10 mV and high efficiency of 91% when ESR is smaller than 1 mΩ and large interference from ESL effect is 40 mV.
I. INTRODUCTION

P
OWER management module plays an important role in portable products to extend the battery life and provide the high-quality power supply [1] - [4] . There are various kinds of topology for meeting different required specifications and applications [5] - [11] . As a result, the constant on-time (COT) control has been widely used due to its high efficiency, good transient response, and simple control mechanism [12] , [13] . As illustrated in Fig. 1 , conventional COT control in the buck converter is constructed by comparator, on-time timer, MOSFETs as switches, and the energy storage components, inductor, and capacitors. Once the feedback voltage V FB falls below the reference voltage V REF and is detected by the comparator, the one-shot timer is triggered to increase the inductor current until a predefined on-time T ON expires. To ensure system stability, the inductor current information derived from the output ripple is used as the ramp signal in the pulsewidth modulation (PWM) to determine duty cycle. Basically, in Fig. 2 , the output voltage ripple caused by the inductor current ripple contains three major terms, which are V ESL , V ESR , and V COUT contributed by the parasitic effect on the equivalent series inductance (ESL), the equivalent series resistance (ESR), and the output capacitor C OUT , respectively. Under the same output capacitor value, different ESR value R ESR results in different output ripple. It can be translated to the phase delay ΔΦ related to the inductor current I L owing to variable R ESR . The smaller the R ESR , the longer phase delay is observed at the lowest point of the V OUT . It will worsen the system stability. In other words, the switching frequency should be kept high enough to overcome the phase delay for system stability. However, it is not practical to raise the switching frequency to higher than megahertz because the switching loss degrades the efficiency. The phase delay is basically caused by the type of the output capacitor. That is, the selection of the output capacitor will seriously affect the system stability if the COT control is used. Table I shows various kinds of capacitor including electrolyte capacitor, OS-Cap, SP-Cap, POS-CAP, film capacitor, and multilayer ceramic capacitor (MLCC), and ranks their performance according to each characteristic. Here, F-C and T-C represent its variation of quality at different frequency and temperature, respectively. High-Voltage and High-Temp represent the limit of highest voltage and temperature, respectively. Especially, the SP-Cap is the most common choice in applications with conventional COT control buck converter since the system stability is guaranteed only with large ESR value, but the output ripple is large. The inexpensive MLCC will be excluded due to its low ESR. However, the MLCC is one of the suitable choices owing to it low cost and other superior characteristics as listed in Table I [ 14] , [15] . Therefore, to ensure system stability and low cost, the differential-zero-compensator with the noise margin enhancement (DZC-NME) technique is proposed. In other words, the system stability is increased by the DZC-NME technique without being affected by phase delay when the MLCC is utilized.
In this paper, the structure of conventional COT control buck converter is introduced in Section II to reveal the stability criteria. Then, the proposed COT control with the DZC-NME technique is described in Section III to show the high performance with the MLCC. The circuit implementation is presented in Section IV. Experimental results are shown in Section V. Finally, the conclusion is made in Section VI.
II. DISADVANTAGE OF CONVENTIONAL ADAPTIVE COT CONTROL IN BUCK CONVERTER STRUCTURE
The derivation of the stability criteria of the adaptive COT control can reveal the idea of the DZC-NME technique to guarantee the system stability with the use of the MLCC.
The COT control does not have an internal clock in the whole system. Thus, the COT control should still keep a constant switching frequency at the continuous conduction mode (CCM) operation to ensure that the electromagnetic interference (EMI) can be minimized by a specific output filter. For maintaining the switching frequency constant, the adaptive on-time circuit adjusts the on-time period according to the input voltage V IN and the output voltage V OUT , as shown in Fig. 3 . As a result, the switching frequency is determined by (1) [16] . If the on-time T ON , as expressed in (2) , is inversely proportional to the V IN but directly proportional to the V OUT , the switching frequency f S W will be nearly constant as shown in (3)
According to the steady-state waveforms in Fig. 4 if the ESL effect is ignored, the voltage difference should be zero after one switching period as expressed in (4) . The switching period T S W is the summation of the T ON and the T OFF , which are the on-time and the off-time, respectively
Besides, the T OFF can be expressed as
Substituting (5) into (4), following equation can be derived after evaluating integers and simplifying
To conclude the stability criteria and linearize the (6), the small perturbation signals ΔI 1 and ΔI 2 are taken into consideration in the steady-state inductor currents I 1 and I 2 , which are shown in (7), at the time of T 1 and at time of T 2 , respectively, according to the inductor current waveforms in Fig. 4 ⎧ ⎪ ⎨ ⎪ ⎩
Consequently, the inductor currents I 1 and I 2 with perturbation at the time of T 1 and at the time of T 2 , respectively, can be expressed as
and
Substituting (8) into (6), (9) can be derived as
For increasing stability, ΔI 2 /ΔI 1 must be gradually converged to zero in steady state. Thus, the inequality can be derived as (10) and simplified as (11)
Finally, (12) is obtained to indicate that the stability is related to the relationship between the R ESR and the C OUT under the consideration of the switching frequency Obviously, due to this limitation, the specific material of capacitor is necessary to guarantee the system stability. Certainly, this constraint derived in this paper is more rigorous than that in the prior arts [13] . Furthermore, (12) can also correspond to the frequency response as shown in Fig. 5 . The obtained ac response of output V OUT AC indicates the design guideline of the COT control. The R ESR and the C OUT contribute a zero to reduce the phase delay between the inductor current ripple and output voltage ripple. That is, the system stability can be guaranteed since the phase is boosted from -90
• to -14
• at the desired operation switching frequency. Consequently, for adequate in-phase relationship between the two signals, it necessary to make sure the switching frequency is high enough.
The specialty polymer capacitor (SP-CAP) with a value of 200 μF has the ESR in tens of milliohms. It means that the f ESR is near 50 kHz. That is, the f S W needs to be great than 157 kHz for the maximum phase delay of 14
• . It is easy to find some suitable SP-CAPs to increase the stability of the COT control system but the cost is high and the magnitude of output ripple is large. On the other hand, the ESR value of MLCC is only several milliohms at the same output capacitor value. It pushes the lowest allowable switching frequency to 1.4 MHz or even higher than it. However, higher switching operation will cause large switching loss and worse jitter problem. It results that the MLCC is not suitable for the conventional adaptive COT control.
Thus, the DZC-NME technique is proposed to compensate the delay of phase caused by the MLCC for increasing stability with low cost.
III. PROPOSED COT CONTROL BUCK STRUCTURE AND SYSTEM LOOP ANALYSIS
In the COT-control buck converter with low-ESR output capacitor, the low-ripple V OUT is fed back to the controller by the voltage divider. Thus, the voltage ripple at the phase-delay V FB , which is compared to the V OUT , is smaller and has low noise immunity. Fig. 6 is the architecture of COT-control dc-dc buck converter and shows the proposed differential-zero compensator with the noise margin enhancement circuit (DZC-NME), which is composed of the differential-zero compensator (DZC) technology and the noise margin enhancement circuit (NME).
The V cmp triggers the adaptive on-time timer (AONT) circuit to generate a COT period and thus the inductor current increases. On the other hand, after the end of the on-time, the inductor current decreases until the V FB falls below the reference voltage, V REF , or the end time of minimum off-time generated by the offtime timer circuit. The minimum off-time is necessary to avoid over current or overshoot of output voltage caused by extreme duty condition during the start-up period or in case of light-toheavy load variation. Besides, the zero-current detector (ZCD) circuit offers the function of discontinuous conduction mode (DCM) to further reduce the switching frequency for enhancing the power conversion efficiency at light loads.
When using MLCC as output capacitor with a low ESR, the output ripple voltage is mainly determined by the ESL and the charging/discharging on output capacitor C OUT . The low value of R ESR which generates a high-frequency zero offers little assistance to increase phase margin. The instability caused by the low ESR value can be compensated by the DZC circuit, which corresponds to the proportional-differential (PD) controller with the frequency response as illustrated in Fig. 7 . That is, the DZC circuit boosts the phase to meet the limited condition as 14 degrees at required frequency about 300 kHz and releases the conventional restriction without the need of large R ESR and C OUT .
However, the existing ESL (L ESL in Fig. 6 ) distorts the feedback control signal V FB by the voltage step, V ESL , as shown in (13) and (14) . It results that the on-time timer might be triggered at the incorrect time. As depicted in Fig. 8 , the V ESL is proportional to the V IN and the L ESL . The V ESL is as large as 42 mV 
where
Therefore, the NME circuit as illustrated in Fig. 9 is proposed to alleviate the ESL effect for higher noise margin [13] . Here, the differential outputs of the step generator, the high-frequency noise filter (HFNF), and the DZC are the V diff S , the V diff H , and the V diff Z , respectively.
The V ESL , one of the components of the V OUT , is a step function. In Fig. 10 in case of a small ESL effect, the downstepping V ESL at the beginning of off-time transfers to undershoot of the differential signal V diff Z after the process of the DZC circuit but without the step generator circuit. Undershoot may drop below the 0 V caused by the ESL effect and incorrect triggering effect at the beginning of off-time instantly decreases the system stability. In other words, phenomenon of double pulse happens. To alleviate the unstable phenomenon, the proposed step generator creates an opposite step and thus the V OUT is revised from the V OUT . As a result, overshoot of the V diff Z at the beginning of off-time greatly enhances the noise margin. The V diff Z is reshaped and is in phase with the inductor current after the overshoot. On the other hand, there is no need to take concern about the undershoot of the V diff Z , which is distorted drastically in the beginning of on-time, because the on-time is innately defined in the AONT circuit.
In order to eliminate the effect of the V ESL , the opposite step must be generated and synchronized with the period of on-time. However, there is a limitation in bandwidth and phase margin (PM) for the step generator. If sacrificing PM to obtain enough speed, the differential output of the step generator V diff S as shown in Fig. 11 will lead to double pulse after the DZC. For covering the defect of the step generator, the high-frequency noise filter circuit offers a solution to relieve it by coupling the high-frequency variation from one input terminal to the other terminal of the DZC. Consequently, the V FB is preregulated by the NME circuit to enhance noise immunity at first, and then regulated by the DZC technique. The differential output signal of the DZC, V diff Z , is reshaped from the phase-delay V FB and thus in phase with the inductor current during the off-time period.
IV. CIRCUIT IMPLEMENTATION
The proposed DZC-NME technique is implemented in the dc-dc buck converter with the bootstrap architecture as depicted in Fig. 6 . It is mainly composed of two N -channel power 
A. DZC-NME Circuit
To analyze the function of the proposed DZC-NME technique, the DZC-NME technique is divided into two parts, the DZC and the NME. The NME as shown in Fig. 9 is composed of the step generator and the HFNF. The HFNF consists of the C X , the R X and a buffer which is to block the interference to the V REF . The HFNF is used for coupling the same magnitude of instantaneous variation from the V FB , such as the step of the V ESL as shown in Fig. 2 or any high-frequency noise, to both two input terminals of the DZC.
The step generator is implemented as shown in Fig. 12 . With the M N S , the op-amp and the resistor divider, this structure forms as a negative feedback to decide the output signal, V o step , linearly depending on the input signal, V i step . The switch across the R step is triggered by the control signal G L of the low-side power MOSFET and the V o step goes toward high or low with the switch turning ON or OFF, respectively. The step magnitude can be derived as (15) . Relative to the V ESL , this opposite step enhances noise margin and avoids incorrect trigger caused by the step of the V ESL
The differential zero compensator circuit is depicted as shown in Fig. 13 . The P 1 and the P 2 constitute the input differential pair. The N 1 and the N 2 form active load. R 1 , C 1 , R 2 , and C 2 , are used to create low-frequency zero for the compensation. In Fig. 13 . Implementation of the DZC. the meanwhile, low-output impedance, which is generated by the pseudo-diode connection of the N 1 and the N 2 , will result in high-frequency pole and lead to the function of phase lead of this compensator. By the KCL theorem, the i t is expressed as
Neglecting the r o caused by channel length modulation, the output impedance r out is derived as (17) and the transfer function is shown in (18) with the pole and the zero locating at gm n /C and 1/RC, respectively
. (18) Consequently, if R> >1/gm n , the location of zero is at lower frequencies than that of the pole. Thus, the differential input signal (V I N −P -V IN−N ) will have phase lead compared to the differential output signal (V O −P -V O −N ). The R and C are set as 500 kΩ and 5 pF, respectively, to cause the zero is located about 63.6 kHz. The frequency response is depicted in Fig. 7 . The compensated zero contributes that the maximum phase delay of 14
• locates at about 200 kHz. Consequently, the system is allowed to operate at a lowest frequency 200 kHz without the need of large R ESR . In the meanwhile, the differential structure enhances the noise immunity and decreases the Jitter and the EMI effects. In this paper, the proposed technique ensures the stability although the 200 μF MLCC with only 1 mΩ ESR is used as the output capacitor. 
B. AONT Circuit
Without an internal fixed frequency oscillator, an adaptive period of on-time is the solution to compensate the perturbations of V IN , V OUT , and I LOAD . Therefore, the reliable on-time timer is necessary to avoid frequency variation in steady state and thus stabilize the system without being affected by process, voltage, and temperature (PVT) variations.
The adaptive on-time circuit proposed in [17] derives a nonlinear on-time value if the input voltage changes because of the superfluous parameter from the gate-source voltage V GS of diode-connected MOSFET. For a wide range of input voltage, the existing inaccuracy caused by the V GS should be carefully removed. Besides, the ripple-based regulator can also be in accordance with an external clock, either directly or with a phase-locked loop (PLL) [18] and [19] . Unfortunately, it will need additional complicated circuits at the sacrifice of silicon area and cost. Here, Fig. 15 shows the proposed adaptive on-time timer. The charging current I ramp including both I ON and I comp flows into the C ON during the on-time period and thus the ontime value is independent of the V IN as expressed in (19) since the R ON can be equal to the R comp by good matching methods in chip layout with a little influence of process variations
The (19) shows that the T ON is simply determined by the R ON and the C ON without being affected by the V GS . The desired switching frequency can be obtained by trimming the capacitor C ON .
Substituting (19) into (1), the f SW can be kept constant, irrespective of the V OUT and the V IN . Comparing with prior arts, this circuit provides more accurate and linear solution to correctly minimize the variation of frequency. Therefore, the proposed COT control works as the function of the PWM operation even without the internal clock.
Furthermore, connecting the R ON to the node L X instead of the V IN directly, the I ON is only generated at the on-time period. The advantages include that the V ramp is always lower than the V OUT and the concern of high-voltage damage caused by the V IN and wasting power consumption can be avoided. Besides, the number of high-voltage devices can be reduced for low cost due to the proposed method.
V. EXPERIMENTAL RESULTS
A. Chip Micrograph
The COT buck converter with the DZC-NME technique was fabricated in UMC 0.35 μm BCD 40 V process. For application of high-conversion ratio and heavy driving current of 8 A, power MOSFETs are selected as discrete components. The high-side and the low-side power MOSFETs are the AOL1414 and the AOL1412, respectively. The off-chip inductor and the capacitor are selected as 1 μH and 220 μF (22 μF × 10), respectively. The specifications of the proposed converter are listed in Table II. The nominal switching frequency is near 300 kHz. The output voltage ranges from 0.75 to 3.3 V with the input voltage defined by the laptop adapter or the desktop power supply. That is, the highest input voltage can be 21 V. Fig. 16 shows the chip micrograph with the active silicon area about 3.61 mm 2 including test circuits. Table III describes the function of the subcircuits. Fig. 17 . Prototype of the proposed COT buck converter. Fig. 18 . Waveforms in steady-state with the proposed DZC-NME technique. Fig. 17 shows the prototype of the COT buck converter with the proposed DZC-NME technique. Here, the MLCC is used as the output capacitor. Simply, the equivalent of the R ESR value can be calculated as almost 1 mΩ only according to the estimated output ripple V pp and (20) [16] 
. ( 220 μF (22 μF × 10) owing to the use of MLCC. According to the conventional stability criteria shown in (12) , the switching frequency should be higher than 2 MHz. However, experimental results show that the system stability is guaranteed even under the low-switching frequency of 300 kHz since the DZC-NME technique can reduce the limitation of the stability criteria. Thus, the switching loss can be greatly reduced. Specially, the voltage ripple at the V OUT can be smaller than 8 mV when the V IN is 5 V. Moreover, the output ripple and the inductor current are out of phase due to the usage of the MLCC.
Figs. 19 and 20 can demonstrate the function of the DZC-NME technique when V IN is 5 V and V OUT is 1.5 V. Fig. 19 shows the stable operation due to the implementation of the DZC-NME technique. Contrarily, with external option set by testing circuit, the subharmonic oscillation waveform happens when the DZC-NME is disabled as shown in Fig. 20 . The proposed DZC technique contributes the phase lead to the feedback signal and results in the similar performance that utilizes the output capacitor with large ESR.
Furthermore, if the R ESR is about 1 mΩ, the effect of ESL is more considerable when the V IN is higher than 15 V. The V ESL is 40 mV as shown in Figs. 21 -23 . It shows the contribution of the NME circuit if comparing Fig. 21 with Fig. 22 . The system with only the DZC circuit has not enough noise margins so that the V OUT is marginally stable. Fig. 23 shows the seriously unstable waveforms without the aid of the DZC-NME technique. Fig. 24 shows the waveforms of the V OUT and the inductor current I L operating at the CCM operation when the load current I LOAD steps from 1 to 8 A, or vice versa. Here, the V IN is 15 V and the V OUT is 1.5 V. Consequently, the switching frequency is Fig. 25 shows the waveforms operating at DCM at light loads. The switching frequency f SW is scaled down to 78 kHz to enhance efficiency. It is the advantage of the COT control for high efficiency at light loads. Obviously, the system stability can be guaranteed when the output operates under different load condition owing to the implementation of the DZC-NME technique. Table IV lists the comparison result with the prior arts in the design of COT control dc-dc converters. Obviously, the output ripple has been effectively reduced because of using MLCC. The system can also operate at a lower switching frequency when using small ESR. It can demonstrate the high performance achieved by the DZC-NME technique. Fig. 26 shows the power conversion efficiency of the proposed dc-dc converter with the DZC-NME technique. The efficiency can be kept at 91% at medium to heavy loads. The light-load efficiency is deteriorated since the switching loss dominates the total power consumption. However, the efficiency at light loads can be improved by COT control when the converter enables the ZCD circuit and operates at the Auto-Skip mode compared to the converter simply operates the normal PWMonly mode. The proposed buck converter not only works at nearly constant frequency similar to PWM operation but also decreases the switching frequency according to the loading like the PFM operation for high efficiency at light loads.
C. Comparison With Other Techniques
D. Power Conversion Efficiency and Power Consumption
VI. CONCLUSION
The DZC-NME technique is proposed in this paper to conquer the small ESR value and large ESL effect in the COT buck converter. Even though the MLCC is used as the output capacitor if without conventional ESR compensation, the DZC technique still can increase the system stability since the compensator contributes phase lead similar to the PD controller. Besides, the differential structure can benefit the noise margin to decrease the Jitter and the EMI effects. On the other hand, the NME technique eliminates the effect of ESL to enhance the noise immunity. Furthermore, using the reliable on-time timer with an improved linear function, the near-constant switching frequency, which is adjusted to accommodate to variable input voltage, can further confirm the system stability. Because of MLCC with extremely small R ESR value for general applications, the output ripple can be greatly reduced and thus switching power loss can be decreased in corresponding to large R ESR used to compensate conventional ripple-based control. Experiment results verify the correct and effective functions of the DZC and the NME techniques at the strict case when small R ESR of 1 mΩ and large V ESL of 40 mV. Without scarifying the inherent advantages of the COT control, the DZC-NME technique for the MLCC applications can ensure low ripple of 10 mV and high efficiency of 91%.
